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ABSTRACT
Time-efficient fault analysis and diagnosis of analog circuits are themost important prerequisites
to achieve online health monitoring of electronic equipments, which are involving continuing
challenges of ultra-large-scale integration, component tolerance, limited test points butmultiple
faults. This work reports an FPGA (field programmable gate array)-based analog fault diagnostic
system by applying two-dimensional information fusion, two-port network analysis and interval
math theory. The proposed system has three advantages over traditional ones. First, it possesses
high processing speed and smart circuit size as the embedded algorithms execute parallel on
FPGA. Second, thehardware structure has agood compatibilitywithother diagnostic algorithms.
Third, the equipped Ethernet interface enhances its flexibility for remote monitoring and con-
trolling. The experimental results obtained from two realistic example circuits indicate that the
proposed methodology had yielded competitive performance in both diagnosis accuracy and
time-effectiveness, with about 96% accuracy while within 60ms computational time.
Vremenski učinkoviti sustav za detekciju kvara i dijagnostiku analognih sklopova. Vre-
menski učinkovita analiza i dijagnostika analognih sklopova najvažniji su preduvjeti za online
monitoring elektroničke opreme koji uključuje kontinuirane izazove sveobuhvatne integracije,
tolerancije komponenata, ograničene točke provjere uz višestruke kvarove. U radu je predstavl-
jen analogni sustav za dijagnostiku kvarova zasnovan na FPGA i primjeni dvodimenzionalne fuz-
ije informacija, analizi mreže s dvostrukim priključkom i teoriji intervala. Predloženi sustav ima tri
prednosti u odnosu na tradicionalne. Prvo, posjeduje visoku brzinu proračuna i povoljnu arhitek-
turu sklopagdje se ugradbeni algoritmi izvršavajuparalelnona FPGA.Drugo, struktura sklopovlja
kompatibilna je s drugimdijagnostičkim algoritmima. Treće, postojeće Ethernet sučelje dodatno
ističe fleksibilnost sustava za daljinski nadzor i upravljanje. Eksperimentalni rezultati prikupljeni u
dva realistična primjera sklopovlja pokazuju da je predloženametodologija rezultirala u kompet-
itivnim svojstvima dijagnostičke točnosti i vremenske učinkovitosti, uz oko 96% točnosti unutar
60 ms potrebnih za proračune.
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1. Introduction
From fault dictionary [1–3], parameter identification
[4,5] and fault verification [6] before 1990s to follow-
ing neural network [7,8], fuzzy theory [9] and wavelet
analysis [10], the past five decades have witnessed an
unprecedented development in the field of analogue
detection and diagnosis [11], especially in the study
of basis theories, which provide theoretical founda-
tions and probabilistic methods for overcoming the
conundrums of component tolerance and nonlinearity.
However, with the rapid growth of production tech-
nology in electronic circuit domain, the traditional
fault diagnosis and detection approaches are costly and
time-consuming to some extent, thus cannot wholly
satisfy the real-time requirements [12,13]. Moreover,
the corresponding platform for these applications is
often limited [14]. In order to improve the manu-
facture efficiency, reduce the maintenance cost and
enhance the product quality, the research on real-time
and cost-effective fault detection and location system
for analog circuits becomes increasingly crucial.
There are certainmajor difficulties in automatic fault
detection and online diagnosis which are presented as
follows.
(1) In the analog world, an increasing number of engi-
neers benefit from various Electronic Design Automa-
tion (EDA) tools. To be sure, this tool-based simulation
methodology helps us to understand the working prin-
ciples and theoretical characteristics of certain circuits
but confined to the small-scale. Hence the large-scale
circuit should be divided into many parts, and each
analogue sub-circuit is simulated independently, ignor-
ing the correlations between faulty and fault-free ones.
Moreover, due to influences of component tolerance,
signal crosstalk and ubiquitous electromagnetic inter-
ference (EMI) in actual circuit board, the comprehen-
sive fault simulation of complex mixed signal circuits is
almost infeasible only relying on current EDA tools.
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(2) The traditional PC-based fault diagnosis system
often cannot achieve online detecting and monitoring,
because the circuit parameters are continuously sam-
pled at the MHz-level or even GHz-level rate for the
large-scale and wide bandwidth diagnostic objects. In
such an extremely short period of time, massive data is
gathered then transmitted, the real-time computation
for uninterrupted health monitoring and fault locating
is usually impracticable to PC.
(3) There are lots of fault features in analog circuits,
the scientific feature selection strategy is a crucial issue
which is hard to build.
(4) Most electronic products are continuously working
on the project site which can not be uninstalled for test-
ing. The good sign is that some remote approaches like
[15] are arising, but there still exists a long way for us to
search.
This research presents a prototype of fault diagno-
sis system and tries to do some works to overcome
the problems described above. The field programmable
gate array (FPGA) is by far parallel and highly reconfig-
urable, permitting rapid prototyping of control mech-
anisms and new algorithms for pre-research and real-
world applications. It has been extensively used in
real-time health monitoring of power converter [16],
vibration detection and diagnosis [17] and ionizing
radiation testing [18] among others due to its par-
allel data analysis capabilities. Therefore, application
of FPGA in analog circuit fault diagnosis and health
management field possesses strong vitality, which can
not only provide public test-bench for the present
fault diagnosis algorithms, also provide the new idea
and implementation scheme for fault monitoring and
prediction. Unfortunately FPGA, specialized in par-
allel data processing, is not widely used for ana-
log circuit fault diagnosis and identification in recent
literature.
Jurišić et al. proposed a frequency domain approach
for single hard fault location, the experimental results
carried out from an active fourth-order LP filter
proved its effectiveness [19]. Two years later, this diag-
nosis method was optimized by applying a binary
logical manipulation algorithm, this kind of fault dic-
tionary optimization technique was effective to save
time in the minimal test frequencies exploring stage
[20]. Generalized from these dictionary-based fault
analysis approaches in the frequency domain, M. Peng
et al. proposed a fault diagnosis method based on cir-
cuit gain under different frequencies [21]. Furthermore
in this article, we considered the circuit node voltage,
characteristics of amplitude frequency (A–F) and phase
frequency (P–F) as the raw circuit features. Then a
hardware main-board is built to capture the fault fea-
tures and compute the fault location. Two application
cases aiming at band pass filter and notch filter are
also presented, the testing results prove that the FPGA-
based scheme and diagnosis approach can provide a
compatible test-bench and feasible blueprint for the
implementation of recent fault diagnosis theories.
The remaining part of this paper is organized in the
following way. Section 2 focuses on extraction strat-
egy of fault features. The system design overview is
provided in Section 3. In Section 4, the wideband and
synchronous data acquisition approach and orthogonal
theory are stated. Section 5 describes the fault diagnosis
algorithm then proposes the location regulation, fol-
lowed by our experimental measurement and related
results based on a notch filter. Section 6, finally, presents
the conclusion of this research.
2. Requirement analysis about the fault
feature extraction
It is the rapid development of automatic control tech-
nology and demand of product miniaturization that
lead to the promotion of electronics integration and
expansion of manufacturing scale. However, this pro-
cess has inescapable problems such as weld, adhering
tin, printed circuit board (PCB) deformation anddevice
parameter fluctuation and so on, all of which become
obstacles to the high stability and strong consistency of
manufacture. In order to further enhance product inte-
gration, simplify PCB design process and shorten the
cycle of product development, IC producers like ADI,
SiliconLABandTI supply a great number ofmonolithic
mixed signal processors based onMCU or DSP for spe-
cialized analog circuit, then this kind of core can be con-
structed as a complete systemonlywith a small quantity
of passive devices, Undoubtedly, this great development
brings out the prosperity of communication and elec-
tronic industries, however, the large scale of mixed sig-
nal analog circuits make the online fault detection and
diagnosis increasingly complex and unwieldy, and how
to safeguard the normal operation of electronic devices
in real time has become the bottleneck.
In view of the above situation, combined with
present circuit diagnosis theories, we aim to build a
high performance system for analog fault detection
and diagnosis. On the one hand, this system should
be equipped with multi-channel high precision signal
acquisition and analysis function, which can extract
fault features by measuring the accessible node voltage.
On the other hand, it should provide arbitrary wave-
form generator and wide bandwidth acquisition chan-
nels, relying on them, we can analyse the input/output
characteristics of analog network.
3. Architectural structure design
This section puts forward the hardware scheme of
the fault detection and diagnosis platform, its struc-
ture diagram is shown in Figure 1, the model of the
main processor is XC3SD3400A (belongs to Spartan-
3A DSP series, Xilinx). The signal generation part is
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Figure 1. Topology structure of the proposed analogue fault detection and diagnosis system. It is organized according to the
direction of signal ﬂow (which is from left to right), and all the modules in the dotted grey box are implemented in FPGA chip.
consist of the digital to analog converter (DAC902,
165Msps/12-Bit) and the direct digital synthesizer
(DDS) module. Then, the frequency sweep signal can
be generated from SAM1 port, playing a role of the
arbitrary signal source for analog circuit under test
(CUT). When it comes to the data acquisition part,
there are two different signal objects: for AC signals,
we choose MAX12529, which is a dual channel sig-
nal acquisition chip owning high-performance up to
96Msps/12-Bit, hence the input/output signals of a cer-
tain circuit can be captured by this system through
SMA2 and SAM3 respectively. For DC signals, in order
to simplify design and enhance the flexibility, we devel-
oped it as sub-board form, so node voltage can be gath-
ered through the interface of PIN array. As for the DSP
cores being constitutedwithDSP48E slices, LUTs, dual-
port block RAMs, and FIFOs, experimenters could
rebuild them flexibly for their special design goal. In
addition, the system is equipped with sufficient DDR2
SDRAM and Flash memories for computational vari-
ables and algorithm operation. Further, the raw gath-
ered information and calculational data can be trans-
mitted to remote host via the flexible Ethernet interface.
A 32-bit embedded software processor, MicroBlaze, is
used for global management.
4. Detection of fault features
It is widely accepted that the technology of fault diag-
nosis based on node voltage is becoming more and
more mature, which has been studied in a large num-
ber of literatures [21,22]. So in this section, we do not
repeat it again to avoid cumbersome, but demonstrate
the real-time data acquisition and online fault location
technologies based on the A–F and P–F characteristics.
4.1. Approaches of amplitude and phase detection
Digital amplitude and phase discrimination is widely
used in intermediate frequency (IF) area. Because of
the improvement of measurement speed and anti-
interference ability, FPGA-based digital intermediate
frequency (DIF) system is applied extensively in radar
and communication systems [23]. Hence, it is practi-
cable to apply digital methods for analogue fault diag-
nosis. Generally, large-scale analog circuits, such as
multistage operational amplifier and active/passive fil-
ter circuits, could be divided as several subnetworks,
each two-port subnetwork is connected in head to tail
manner. As shown in Figure 2, our detection and diag-
nosis system generates a controllable signal from inter-
face of SMA 1, acting as a driving source for the whole
CUT, then acquires the intermediate signals (yi) and
final signal (yn) via SMAi and SMAn, these information
play the role of diagnostic algorithms. Furthermore, a
simpleMUX test middleware was developed to support
the rotational scanning on the various signals of yi and
yn, which benefits to the acquisition channel saving for
our diagnosis system.
With Microblaze as the controller of the DDS IP
core, the frequency, phase and amplitude of the driv-
ing signal are programmable and adjustable. The sam-
pling frequency of ADC (MAX12529) was set to 80
MHz for the necessary safety margin, and two ADC
channels were equipped in our diagnosis system. If
we suppose the expression of the driving signal is
y = sin(ωt), the input and output signal pairs of the
subnetwork in Figure 2 can be respectively expressed
as y1(t) = A1 sin(ωt+φ) and y2(t) = A1A2 sin(ωt+θ ),
then are imported to the fault detecting system through
SMA2 and SMA3. The embedded DSP algorithms in
FPGA can calculate the amplitude and phase according
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Figure 2. Testing diagram for analog network.
to (1)–(4) using the orthogonal technique.
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where T is the excitation signal period, N is the dis-
cretized number of one signal period. As for the theo-
retical derivation above, choosing certain integral num-
ber of periods (suppose K periods for an example)
for calculating the average value of each intermediate
variable is highly recommended for reducing the sys-
tem error. Finally, the circuit parameters amplitude (5),
phase (6) and network gain (7) can be deduced from (1)
to (4).⎧⎨
⎩
(1)/(2) ⇒ φ = ac tan(k11/k12)
(1)2 + (2)2 ⇒ A1 = (2/N)
√
k211 + k212
, (5)
⎧⎨
⎩
(3)/(4) ⇒ θ = ac tan(k21/k22)
(3)2 + (4)2 ⇒ A2 =
(
(2/N)
√
k212 + k222
)
/A1
,
(6)
Networkgain = A2/A1. (7)
These parameters can be migrated to host server
and observed clearly on the software interface. Conse-
quently, it is possible for us to monitor the components’
status and predict the parameter change trend, which
mainly results from random environment variation and
limited device lifetime. The proposed online detection
approach constitutes a favourable foundation and con-
dition for circuit health monitoring, fault location and
prediction.
4.2. Two-port network example
A Chebyshev band pass filter is presented as a typical
example, although its amplitude–frequency character-
istic is not as flat as that of Butterworth type, it is still
widely applied in communication projects because of
its fast transition band attenuation speed and mini-
mum error compared with frequency response curve
of ideal filter. The third-order Chebyshev type II band
pass filter is designed as Figure 3, its design objectives
are: Centre Frequency is 562 kHz, Pass Band Width is
500 kHz, Stop BandWidth is 650 kHz, Stop Band Ratio
is 1.3, Stop Band Attenuation is 13.96 dB. Obviously, as
a result of the limitation of the capacitance and induc-
tance parameters in engineering application, we have
no choice but to choose the nearby ones, besides, the
PCB distribution parameters more or less affect the
ultra-small parameters of these passive components.
What is more, the higher the frequency of these ana-
log circuits is, the more probably the soft faults occur,
which are very confused with component legal param-
eters. As what is concluded from the above that the
real-time fault monitoring becomes seriously complex,
the proposed orthogonal approach can avoid the obsta-
cles through analysing the transfer characteristics of sub
network.With this raw data, we can identify which sub-
networks performance has decreased and then locate its
related fault component(/s) fusing with node voltage.
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Figure 3. Band-pass ﬁlter circuit.
Figure 4. Amplitude–frequency curve and phase–frequency curve.
4.3. Detection results analysis
The frequency of the scan signal varies from 0Hz to
20MHz, where the frequency scale is logarithmic and
its step equals 0.05. The high-speed data acquisition
module captures the network signals through SMA2
and SMA3 after the initialization of DDS module, then
the customized DSP cores embedded in FPGA com-
plete the orthogonal calculation according to (1)–(7),
finally the computing results are submitted to the host
software via Ethernet. The accumulation and multipli-
cation executed in FPGA are real-time, while the calcu-
lation for square root and arctangent can be performed
by CORDIC (Coordinate Rotation Digital Computer)
algorithm which needs only 26 operating clock cycles.
Suppose FPGA’s main operation frequency is 160MHz
configured by digital clock manage (DCM) module,
the delay between feature values output and raw sig-
nals input is less than 200 ns, which meets the real-time
requirements of detection and tracking for amplitude
and phase characteristics. Figure 5 shows the continu-
ous frequency response diagram for the band pass filter
from the host software, it can be clearly seen that the
band pass filter frequency response achieves the design
objectives. Theoretically, most of the hard or soft faults
are surely reflected in the frequency response curve
[24], if we combined that with the look-up table of
node voltage, circuit faults can be quickly analysed and
accurately located.
5. Fault diagnosis
5.1. Theories of fault diagnosis
A. Parameter selection of the feature interval vector
Hard fault is considered as a special case of soft fault,
the original feature vector (FV) of the circuit is set up
by various circuit parameters: node voltage, A–F and
P–F characteristics.
FV = (f n1, . . . , f nN1, f a1, . . . , f aN2, f p1, . . . , f pN3),
(8)
where fn, fa, fp respectively stand for the node voltages,
characteristics of A–F and P–F, and N1, N2, N3 are the
corresponding total number of them. To simplify the
derivation, here we define N1+N2+N3=N, hence we
can rewrite (8) as
FV = (f1, f2, . . . , fN), (9)
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Figure 5. Notch ﬁlter circuit as an example.
where fj(j=1, . . . , N) is the jth circuit parameter of
the feature vector. Then we suppose there areM circuit
modes including fault andnormal ones, then the feature
interval vectors can be defined as
FIi = ((Li1,Ri1), (Li2,Ri2), . . . , (LiN ,RiN)),
i = 1, . . . ,M, (10)
where Lij, Rij (j=1, . . . , N) are the lower bound and
upper bound of the jth circuit parameter of the ith cir-
cuit mode, for a certain circuit, they can be calculated
from PSpice with Monte-Carlo method and verified by
the data acquisition module designed in Section 4.
B. Circuit similarity of the sample to the feature
interval vector
The distinct circuit mode can be reflected by the fea-
ture interval vector. Thus the fault diagnosis problem is
translated to evaluating the correlation degree between
the test sample and the feature interval vectors, which
could be represented by the membership degree.
A test sample (TS) is given
TS = (ts1, ts2, . . . , tsN), (11)
then, ij can be defined as “interval similarity” of the TS
to the feature interval (Li,j,Ri,j) as
εij =
⎧⎪⎨
⎪⎩
1, (i, j) ∈ I
1 − ηijM∑
i=1
ηij
, (i, j) /∈ I , (12)
where I = {(i, j) | Lij ≤ TSj ≤ Rij, i = 1, . . . , M,
j = 1, . . . , N}, and ηij, namely the “interval relative
distance” of TS to the feature interval (Li,j, Ri,j) is
denoted as
ηij =
min{|TSj − Lij|, |TSj − Rij|}
|Lij − Rij| , j = 1, . . . ,N.
(13)
The narrower gaps between TSj and two boundaries
and the larger feature interval, the lower ηij and the
larger ij but within 1. Only when Lij ≤ TSj ≤ Rij, the
ij equals to 1. Further, the circuit similarity can be
derived as
εi = 1N
N∑
j=1
εij, i = 1, . . . ,M, (14)
which stands for the circuit similarity of the TS to the
ith feature interval vector under information fusion of
N circuit parameters.
C. Information fusion-based diagnosis principle
Theoretically, only considering single kind of circuit
parameters would trigger fuzzy diagnostic results as a
result of the component tolerance [24], so an informa-
tion fusion techniques involving multiple features are
used in our work.
According to the frequency sweeping method, we
choose the whole testing bandwidth as 20MHz (Mega
Hertz), the total number P of the selected frequency
points equals 146 which calculated from (15), and the
frequency logarithm step is 0.05.
P = (1/0.05)log(20MHz) = 146. (15)
Then a circuit similarity matrix is denoted as
 =
⎡
⎢⎢⎢⎣
ε11 ε12 · · · ε1P
ε21 ε22 · · · ε2P
...
...
. . .
...
εM1 εM2 · · · εMP
⎤
⎥⎥⎥⎦ , (16)
where ik (i=1, . . . , M and k=1, . . . , P) is circuit
similarity,M and P are the totality of circuit modes and
the discrete frequencies. If suppose that the reliability
of different input with selected frequency is
W = (ω1, . . . ,ωP)T, (17)
then the final similarity of the TS to circuit modes can
be rewritten as
ε =  × W = [ε1, ε2, . . . , εM]T, (18)
AUTOMATIKA 309
Algorithm 1 Identifying the faults of analog circuits.
Input: The current similarity vector εcur to be handled.
Output: Fault status (FS), equals “1” if be suﬀered with fault(s).
Main procedure:
1. Initialize the FS = 0, calculating the maximum ﬁnal similarity
εmax 1, the second maximum ﬁnal similarity εmax 2, the average
value of all ﬁnal similarities εavg from εcur
2. IFεmax 1 > δ and εmax 2 − εmax 1 > θ
3. FS = 1
4. ELSEIFεmax 1/εavg > λ
5. FS = 1
6. ELSE
7. FS = 0
8. ENDIF
9. Return FS
where
εi =
P∑
k=1
εikωk, i = 1, . . . ,M. (19)
Applying the predefined i in (14), i defined in (19)
stands for the final similarity of the TS to the ith cir-
cuit mode using information fusion ofN parameters of
circuits obtained from P frequency points.
Refer to [24], ωk (k=1, . . . , P) in (17) could be
defined as
ωk = αkβk/
P∑
k=1
αkβk,αk = max
i=1,...,M
{εik},βk
= αk/
M∑
i=1
εik.
The larger the final similarity, the higher is the prob-
ability that the corresponding component is the fault
one. And it is widely accepted that the maximum and
the secondmaximumfinal similarities of i (i=1, . . . ,
M)possess higher fault probability. The pseudo codes of
fault diagnostic rules is presented in Algorithm 1. The
reason of fuzziness would be that some distinct fault
modes take the same or similar maximum values of
final similarity, while our adopted information fusion-
based techniques suppressed these fuzzy decisions to
large extent, through considering three basically inde-
pendent kinds of significant circuit features.
5.2. Diagnosis example circuit
The notch filter is popularly used in the fields of radar
and sonar, communication, measuring instruments,
etc. owing to the selective characteristic for specific
frequency band [25–27]. In order to evaluate the real-
time efficiency and computing capacity of the realized
system, we have diagnosed the notch filter circuit in
Figure 6 [27], the component parameters are given in
Figure 6 and the parameter precision is 1%, the trap
centre frequency is 275.6Hz. The input node 7 and out-
put node 9, together with intermediate nodes 1, 2, 3, 4
and 8 are selected as accessible nodes, thus, the voltage
Figure 6. The actual circuit of notch ﬁlter.
Figure 7. The FPGA-based dignosis platform.
of accessible nodes V7, V9, V1, V2, V3, V4, V8 consti-
tute a kind of test signal. And the A–F and P–F char-
acteristics are captured by the MAX12529 as another
two kinds of test signals. Consequently, the value of
the circuit parameters N defined in (9) equals 9. The
photograph of its actual circuit has given in Figure 7.
5.3. Diagnosis results and further analysis
In the literature [28], Peng et al. selected A–F character-
istic as a set of feature information for fusion technol-
ogy by selecting six frequency points from the limited
frequency range (0–45 kHz), and combined with the
traditional node voltage detection technology, the cor-
rect diagnosis rate after fusionwas increased by approx-
imately 10% than that using one single information.
Furthermore in this paper, we choose the node voltage,
A–F and P–F characteristics distributed in the whole
bandwidth from 0 to 20MHz as three kinds of fusion
information. Figure 7 gives the designed test platform.
We suppose that there is an independent relation-
ship between each hard fault of the notch filter shown
in Figure 5, then all the faults can be divided into two
types:
(i) 16 kinds of hard faults caused by single compo-
nent open-circuit or short-circuit;
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Table 1. Segment of test results based on single frequency F1 and information fusion method F2.
Location result
Fault category Diagnosis method N R1 R2 R3 R4 R5 R8 C1 C2 Fuzziness
N F1 45 7 4 2 6 (R1,R2)
F2 64
R1↑ F1 6 47 9 2 (R1,R2)
F2 62 2
R2↑ F1 8 51 1 4 (R1,R2)
F2 2 61 1 (R1,R2)
R3↓ F1 3 42 7 2 10 (R3,R4)
F2 59 2 3 (R3,R4)
R4↑ F1 9 44 3 8 (R3,R5)
F2 1 61 2 (R3,R4)
R5↓ F1 48 9 2 1 4 (R5,R8)
F2 62 2
R8↓ F1 11 46 4 3 (R8,C2)
F2 3 61
C1↓ F1 3 7 4 41 9 (C1,R4)
F2 3 58 3 (C1,R4)
C2↑ F1 3 6 49 6 (C2,R8)
F2 1 3 60
(ii) 64 kinds of soft faults resulted from parame-
ter variation considering |Xj|/Xj (j = 1, 2, . . . , 8) as
0.02, 0.1, 10 and 50.
Then the total value of the circuit modesM defined
in (10) equals 81 including the normal one. It is conve-
nient to change waveform kinds or increase the num-
ber of testing samples by using the frequency sweep
method with DDS technology. So we generated 210
excitation signals to calculate the feather interval vec-
tors, then 64 of which are chosen as the test samples
to identify the efficiency and accuracy of diagnosis
algorithm, According to the training method based on
neural network proposed in [28], the decision thresh-
olds chosen in this algorithm are δ = 0.82, σ = 0.18,
λ = 1.75.
Results presented in Table 1 illustrate the compar-
ison details between the single frequency method at
1258.93Hz (derived from 100.05∗62) and the fusion
method based on 146 frequency responses defined in
(15), and we define the two methods as F1 and F2 in
Table 1. It can be clearly seen thatmethod F1 has a lower
rate of accuracy and more fuzziness, while applying
method F2 these figures are improved dramatically. The
reason is that the feature interval vectors of different
frequency responses have complementary information
especially to this kind of non-linear or approximately
linear network, which can be fused to a more reliable
location conclusion.
Table 2 indicates that the proposed information
fusion approach can increase the diagnosis accuracy
reliably, the final average accuracy rate is high up to
approximately 96%. At the same time, because of the
parallel data processing ability provided by FPGA, the
total time consumption is nomore than some 60ms. In
addition, as a result of the wide bandwidth (0–20MHz)
and real-time fault decision mechanism, the proposed
scheme and implemented system possess strong vital-
ity and adaptability for fault diagnosis and location of
analog circuit.
Table 2. Fault diagnosis performance evaluation.
Category
(based on)
Rate of
correctness
(%)
Rate of
mistake (%)
Rate of
refusal (%)
Time con-
sumption
(ms)
Node voltage 75.46 23.19 1.35 18.7
A–F 71.28 19.08 9.64 34.5
P–F 69.52 20.29 10.19 36.3
Fusion 97.54 2.15 0.31 57.6
6. Conclusion
A real-time and cost-effective fault detection and
diagnostic methodology for analog circuits has been
realized on the customized FPGA platform, and its
abundant acquisition channels gather the accessible
node voltages, information of amplitude–frequency
and phase frequency of analog circuits. It can iden-
tify the hard and soft faults reliably with around
96% detection rate, benefiting from the information
fusion, orthogonal techniques and interval math the-
ory based on multiple circuit features. When com-
pared with the traditional PC-based approach, our
diagnosis method is more efficient as a result of the
speedy and parallel data processing ability provided
by FPGA. The offered Ethernet interface facilitates
the remote monitoring and controlling in production
which is superior to the RS232 interface in [29] to
some extent. However, because the neural network-
based training method is computationally complex,
we have to spend a certain time expense on the
calculation of the decision thresholds δ, σ and λ.
Our another PCI express blade system equipped with
larger resource FPGA is currently being developed,
which is expected to be able to reduce the train-
ing time consumption. And improving the algorithm
on hardware programming plays the significant part
in real-time diagnosis, which also needs further
research.
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